Designers Can Upgrade Their Performance While Maintaining Portability
Designers Can Upgrade Their Performance While Maintaining Portability
  • Korea IT Times
  • 승인 2010.11.23 09:48
  • 댓글 0
이 기사를 공유합니다

Complete Family of 16-bit Parallel and Serial Interface ADCs
MILPITAS, CA - November 22, 2010 - Linear Technology Corporation introduces three families of low power 16-bit, 25Msps to 125Msps analog-to-digital converters (ADCs) that dissipate approximately half the power of competing 16-bit solutions. The LTC2165 and LTC2185 families are single- and two-channel simultaneous sampling parallel ADCs, respectively, offering a choice of full-rate CMOS, or double data rate (DDR) CMOS/LVDS digital outputs with programmable digital output timing, programmable LVDS output current and optional LVDS output termination. The LTC2195 family includes two-channel, simultaneous sampling ADCs with serial LVDS outputs. Each ADC family offers a choice of pin-compatible converters, sampling from 25Msps up to 125Msps and optimized for the lowest power dissipation at the rated speed. They include such popular features as Linear Technology's digital output randomizer and alternate bit polarity (ABP) mode that minimize digital feedback. These low power 16-bit ADCs enable designers to upgrade performance while maintaining portability in such applications as handheld test and instrumentation, radar/LIDAR, portable medical imaging, PET/SPECT scanners, smart antenna systems and a variety of low-power communication systems.

The dual LTC2185/LTC2195 and single LTC2165 consume 185mW/channel at 125Msps and offer signal to noise ratio (SNR) performance of 76.8dB and SFDR of 90dB at baseband. Pin-compatible speed grade options include 25Msps, 40Msps, 65Msps, 80Msps and 105Msps with approximate power dissipation of just 1.5mW/Msps per channel. Further power savings can be achieved by placing the devices in standby (20mW) or shutdown (1mW). Analog full power bandwidth of 550MHz and ultralow jitter of 0.07psRMS allows undersampling of IF frequencies with excellent noise performance.

Available in compact QFN packages, designers can benefit from the flexible choice of interfaces that minimize pin count and ease routing to FPGAs. Parts in these families are scheduled for release now through February 2011, with demonstration boards and samples immediately available through your local Linear sales office. Pricing starts at $60.00 each for the single 125Msps device in 1,000-piece quantities.



댓글삭제
삭제한 댓글은 다시 복구할 수 없습니다.
그래도 삭제하시겠습니까?
댓글 0
댓글쓰기
계정을 선택하시면 로그인·계정인증을 통해
댓글을 남기실 수 있습니다.

  • ABOUT
  • CONTACT US
  • SIGN UP MEMBERSHIP
  • RSS
  • 2-D 678, National Assembly-daero, 36-gil, Yeongdeungpo-gu, Seoul, Korea (Postal code: 07257)
  • URL: www.koreaittimes.com | Editorial Div: 82-2-578- 0434 / 82-10-2442-9446 | North America Dept: 070-7008-0005 | Email: info@koreaittimes.com
  • Publisher and Editor in Chief: Monica Younsoo Chung | Chief Editorial Writer: Hyoung Joong Kim | Editor: Yeon Jin Jung
  • Juvenile Protection Manager: Choul Woong Yeon
  • Masthead: Korea IT Times. Copyright(C) Korea IT Times, All rights reserved.
ND소프트